Post-silicon Validation and Debug Engineer
Job Details:
Job Description:
The Role and Impact
As a SoC Debug Engineer, you will play a pivotal role in ensuring Intel's cutting-edge products perform seamlessly, innovating at the intersection of hardware, firmware, and software. Join our team to shape the future of technology by driving exceptional system-on-chip (SoC) debug solutions, improving industry workflows, and defining strategies that contribute to Intel's global leadership in innovation. This position offers an exciting opportunity to collaborate with cross-disciplinary teams, influence technical direction across Intel, and develop solutions fundamental to delivering high-quality products to market.
Key Responsibilities
Perform low-level and complex debug across multiple systems, subsystems, or SoC levels for Intel products.
Develop validation plans and execute tests for multiple domain- and system-level features/flows in the SoC.
Develop and implement techniques for faster SoC and platform-level debug while isolating failing system components.
Utilize design-for-debug (DFD) tools and scripts to continuously improve debug discipline.
Conduct root cause analysis, resolve triage failures and marginality issues, and track SoC debug progress.
Collaborate with design, system validation teams, and high-volume manufacturing factories to characterize new device features and functionalities.
Qualifications:
Minimum Qualifications
Bachelor's degree in Electrical Engineering, Computer Engineering, or a related field.
0-1+ years of experience with a Bachelor's degree or 0 years with a Master's degree in SoC design and debug or equivalent experience.
Proficiency in SoC design, architecture, and debug techniques, including DFD tools and methodologies.
Strong understanding of firmware and software integration in hardware systems.
Ability to apply debug workflows using advanced test methodologies and failure isolation techniques.
Preferred Qualifications
Master's degree in Electrical Engineering, Computer Engineering, or related disciplines.
Exposure to collaborating across design and validation teams to achieve debug readiness.
Familiarity with Graphics and Power Management flows in an SoC design.
Drive to influence technical strategies and align organizational goals with technical vision.
Job Type:
College GradShift:
Shift 1 (United States of America)Primary Location:
US, Oregon, HillsboroAdditional Locations:
US, California, FolsomBusiness group:
Silicon and Platform Engineering Group (SPE): Deliver breakthrough silicon and platform solutions that deliver industry-leading products today while also defining the next generation of computing experiences.Posting Statement:
All qualified applicants will receive consideration for employment without regard to race, color, religion, religious creed, sex, national origin, ancestry, age, physical or mental disability, medical condition, genetic information, military and veteran status, marital status, pregnancy, gender, gender expression, gender identity, sexual orientation, or any other characteristic protected by local law, regulation, or ordinance.Position of Trust
N/ABenefits
We offer a total compensation package that ranks among the best in the industry. It consists of competitive pay, stock bonuses, and benefit programs which include health, retirement, and vacation. Find out more about the benefits of working at Intel.
Annual Salary Range for jobs which could be performed in the US: $105,650.00-149,150.00 USD
The range displayed on this job posting reflects the minimum and maximum target compensation for the position across all US locations. Within the range, individual pay is determined by work location and additional factors, including job-related skills, experience, and relevant education or training. Your recruiter can share more about the specific compensation range for your preferred location during the hiring process.
Work Model for this Role
This role will require an on-site presence. * Job posting details (such as work model, location or time type) are subject to change.*
ADDITIONAL INFORMATION: Intel is committed to Responsible Business Alliance (RBA) compliance and ethical hiring practices. We do not charge any fees during our hiring process. Candidates should never be required to pay recruitment fees, medical examination fees, or any other charges as a condition of employment. If you are asked to pay any fees during our hiring process, please report this immediately to your recruiter.Average salary estimate
If an employer mentions a salary or salary range on their job, we display it as an "Employer Estimate". If a job has no salary data, Rise displays an estimate if available.
Intel is hiring a Sr. Facilities Engineer to lead mechanical system ownership, reliability engineering, and cross-discipline coordination for critical data center and lab environments at its Mission Campus.
Lead ODOT’s Bridge Preservation Unit to develop policy, direct statewide preservation programs, and manage staff and resources to keep Oregon’s bridges safe and functional.
AECOM is hiring a Hydromechanical Engineer to design and deliver large-scale mechanical systems for water infrastructure projects across the United States.
Experienced automotive manufacturing engineer needed to translate real-world final-assembly shop-floor expertise into product requirements, workflows, and documentation for an AI-driven assembly planning platform.
Kennedy Valve is hiring a Digital Manufacturing Engineer to develop and deploy data-driven applications and shop-floor integrations that boost operational performance and decision-making.
Olea Kiosks seeks a SolidWorks-savvy Design Engineer with sheet metal and manufacturing experience to develop production-ready kiosk enclosures at its Cerritos facility.
AECOM is hiring a Hydromechanical Engineer to design and specify large-scale mechanical systems and waterworks equipment for complex water infrastructure projects across the United States.
Tooling Engineer II to own design and fabrication of assembly, transport, inspection, and TPS tooling for flight hardware at a fast-paced Playa Vista aerospace startup.
Experienced voice communications engineer needed to design, integrate, and sustain analog and digital voice systems for NASA operations at Kennedy Space Center.
Wabtec is hiring a Production Support Engineer in Erie, PA to troubleshoot build issues, maintain engineering documentation, and drive change management in support of manufacturing operations.
Support and maintain Intuitive’s surgical systems in the Dallas area by performing installation, diagnostics, repairs, and customer training on a weekend-focused field service shift.
Skyloom (an IonQ company) is hiring a hands-on Electrical Engineer to test and validate PCBAs and multi-board electronic subsystems for space-grade optical communications in Broomfield, CO.
Crusoe is hiring a Staff Commissioning Engineer (Mechanical) to lead and execute mechanical commissioning across Abilene data center builds, managing third-party Cx agents, factory testing, and turnover to operations.
Intel is hiring a Sr. Facilities Engineer to lead mechanical system ownership, reliability engineering, and cross-discipline coordination for critical data center and lab environments at its Mission Campus.
🔮
Hi, I'm Risa! Your AI Career Copilot
you, just ask me below!
