Substrate Packaging Technology Development (SPTD) is looking for a Packaging Research and Development Engineer to join the Module Engineering Backend Area specifically to be in charge of process and material development Client/Server product substrate technology development and to scale EMIB substrate packaging technology to enable further die disaggregation / heterogenous integration.
This position requires most of time spent on the factory floor and/or interacting with equipment/material suppliers. The candidate will join and become part of a world class first of a kind embedded die packaging facility, learn advanced substrate manufacturing know-how, drive disruptive technology innovations, and be part of creating history in the substrate packaging industry.
Responsibilities will include but not be limited to:
- Define and establish equipment configurations, process specifications, and integrated process flow for new process technologies
- Plan and conduct comprehensive DOEs to fundamentally characterize process window, and understand process / equipment / materials interactions
- Drive continuous process improvements on process capability/stability, quality/reliability, cost/yield, automation, and productivity
- Lead and participate in cross-functional and cross-organizational teams or work groups that support substrate technology development.
The ideal candidate should exhibit the following behavioral traits and/or skills:
- Written and verbal communication and teamwork skills.
- Interact with equipment and materials suppliers.
- Willingness to travel (some travel may be required, less than 5 percent)
- Work with ambiguity and flexibility with respect to job roles and working hours is required.
You must possess the below minimum qualifications to be initially considered for this position.Preferred qualifications are in addition to the requirements and are considered a plus factor in identifying top candidates.
Minimum qualifications:
Candidates should meet one of the following qualifications:
Preferred qualifications:
1+ years of experience in the following:
- Engineering troubleshooting and analytical skills on integrated technology issues and experience working with broad team of other process and integration engineers.
- Experience owning process tools with strong knowledge of SPC PCS RFCs equipment troubleshooting statistical design of experiments and process development.
- Experience working with a variety of organic/inorganic materials and processes as well as characterizations utilizing techniques such as DSC, TGA, D/TMA, Titration, ICPMS, FTIR, XPS, TOFSIMS, EDX, SEM, etc. is highly desirable.
- Experience with statistical data analysis, JMP and JSL, Python, relational database structure and usage, machine learning.
We offer a total compensation package that ranks among the best in the industry. It consists of competitive pay, stock bonuses, and benefit programs which include health, retirement, and vacation. Find out more about the benefits of working at Intel.
Annual Salary Range for jobs which could be performed in the US: $115,110.00-162,500.00 USD
The range displayed on this job posting reflects the minimum and maximum target compensation for the position across all US locations. Within the range, individual pay is determined by work location and additional factors, including job-related skills, experience, and relevant education or training. Your recruiter can share more about the specific compensation range for your preferred location during the hiring process.
Work Model for this Role
This role will require an on-site presence. * Job posting details (such as work model, location or time type) are subject to change.*
ADDITIONAL INFORMATION: Intel is committed to Responsible Business Alliance (RBA) compliance and ethical hiring practices. We do not charge any fees during our hiring process. Candidates should never be required to pay recruitment fees, medical examination fees, or any other charges as a condition of employment. If you are asked to pay any fees during our hiring process, please report this immediately to your recruiter.If an employer mentions a salary or salary range on their job, we display it as an "Employer Estimate". If a job has no salary data, Rise displays an estimate if available.
Intel is hiring a Sr. Facilities Engineer to lead mechanical system ownership, reliability engineering, and cross-discipline coordination for critical data center and lab environments at its Mission Campus.
Experienced security leader sought to define technical strategy, lead research & engineering projects, expand business opportunities, and represent Trail of Bits in publications and conferences.
Senior leader wanted to drive process development, tech transfer, and lifecycle optimization for autologous CAR-T cell therapies at a clinical-stage biopharma advancing toward commercialization.