Senior ASIC Physical Design Engineer
Skills
- Hands-on experience with Synopsys ICC2/Fusion Compiler, Cadence Innovus, or equivalent.
- Strong timing analysis, STA, and timing closure skills.
- Power optimization and physical verification experience (DRC/LVS, IR drop, EM).
- Familiarity with hierarchical and flat SoC design flows and ECO implementation.
- Scripting and automation proficiency (Tcl, Python) for flow development.
Responsibilities
- Execute end-to-end physical design flow for complex SoC blocks and top-level integration (synthesis, floorplanning, P&R, CTS, STA, physical verification).
- Perform timing closure and optimization across multiple corners and modes using industry-standard tools.
- Collaborate with front-end, RTL, verification, DFT, and packaging teams to ensure clean handoffs and predictable convergence.
- Work with external physical design service providers to review deliverables, resolve issues, and align schedules.
- Develop and maintain scripts and automation to improve flow efficiency and reproducibility.
- Support sign-off activities including DRC/LVS, IR drop, EM, and power analysis.
- Manage chip-level integration tasks, ECOs, and tapeout preparation.
- Contribute to methodology development, tool evaluation, and flow documentation, and support products through production and spaceflight.
Education
- Bachelor’s or Master’s degree in Electrical Engineering, Computer Engineering, or related field.
- Formal training or coursework in VLSI/ASIC physical design, timing analysis, and semiconductor technology.
Benefits
- Base salary range $170,000–$250,000 plus equity
- Comprehensive medical, dental, and vision coverage
- Paid time off and paid parental leave
- Life insurance and other standard benefits
- Remote-friendly work model and flexible policies
- Opportunities for professional development and technical growth
- Participation in cutting-edge space hardware projects and mission impact
Average salary estimate
If an employer mentions a salary or salary range on their job, we display it as an "Employer Estimate". If a job has no salary data, Rise displays an estimate if available.
K2 Space is hiring a Senior Embedded Firmware Engineer to design, implement, and validate low-level firmware and bring-up for custom high-performance SoCs used in next-generation satellites.
Applied Materials is hiring a Process Engineer IV to lead complex process development, hardware characterization, and troubleshooting for semiconductor and display products in Santa Clara.
Wabtec is hiring a Production Support Engineer in Erie, PA to troubleshoot build issues, maintain engineering documentation, and drive change management in support of manufacturing operations.
Experienced mechanical design engineer needed to lead development and validation of small mechanisms and disposable instrument components for Intuitive's minimally invasive surgical systems.
Intel is hiring a Sr. Facilities Engineer to lead mechanical system ownership, reliability engineering, and cross-discipline coordination for critical data center and lab environments at its Mission Campus.
Felsburg Holt & Ullevig is hiring an entry-level Water Resources Engineer to support hydrology, hydraulics, stormwater quality, and floodplain projects from the Denver South or Colorado Springs office.
Skyloom (an IonQ company) is hiring a hands-on Electrical Engineer to test and validate PCBAs and multi-board electronic subsystems for space-grade optical communications in Broomfield, CO.
CRB is hiring a Mechanical Engineer IV (PE) to lead HVAC and mechanical utilities design and construction support for advanced life sciences and food & beverage projects.
Tooling Engineer II to own design and fabrication of assembly, transport, inspection, and TPS tooling for flight hardware at a fast-paced Playa Vista aerospace startup.
Experienced automotive manufacturing engineer needed to translate real-world final-assembly shop-floor expertise into product requirements, workflows, and documentation for an AI-driven assembly planning platform.
AECOM seeks experienced Project Engineers to provide design review, field engineering, and construction coordination for the California High‑Speed Rail program, starting in Sacramento and relocating to Fresno.
Lead ODOT’s Bridge Preservation Unit to develop policy, direct statewide preservation programs, and manage staff and resources to keep Oregon’s bridges safe and functional.
Support and maintain Intuitive’s surgical systems in the Dallas area by performing installation, diagnostics, repairs, and customer training on a weekend-focused field service shift.
Lead verification efforts for ARM-based CPU, GPU and debug IP blocks in a remote contract role, owning verification plans, UVM environments, testcases and coverage to ensure high-quality SoC designs.
🔮
Hi, I'm Risa! Your AI Career Copilot
you, just ask me below!
