Let’s get started
By clicking ‘Next’, I agree to the Terms of Service
and Privacy Policy, and consent to receive emails from Rise
Jobs / Job page
Senior RTL Design Engineer image - Rise Careers
Job details

Senior RTL Design Engineer

Job Details:

Job Description: 

The Role and Impact


As a Senior RTL Design Engineer, you will play a pivotal role in developing Intel's next-generation microprocessors, contributing to groundbreaking technologies that drive innovation across industries. This opportunity allows you to collaborate with a world-class team to define and implement cutting-edge CPU architecture and microarchitecture features. Your expertise will ensure that Intel delivers high-performance and power-efficient CPU designs that power diverse devices, from personal computers to data center solutions. By optimizing logic design and applying advanced methodologies, your work will significantly impact Intel's product success and its mission to shape the future of technology.

.

Key Responsibilities will include but are not limited to: 

  • Collaborate on the definition, design, and implementation of CPU architecture and microarchitecture features.
  • Develop logic design, register transfer level (RTL) coding, and simulation for CPU components, including cell libraries, functional units, and CPU IP blocks for full-chip integration.
  • Optimize logic designs to meet power, performance, area, and timing goals while ensuring design integrity for physical implementation.
  • Review verification plans and implementations, resolving issues and applying corrective measures to ensure feature correctness in RTL tests.
  • Document microarchitectural specifications (MAS) for the CPU features you design.
  • Work closely with architecture, backend, and other design teams to deliver industry-leading CPU products.
  • Provide technical leadership by advancing methodologies and contributing to innovative solutions that enhance design efficiency and scalability.
  • Support SoC customers to ensure seamless integration and high-quality CPU blocks.

Behavioral traits that we are looking for:

  • Strong communication and problem-solving skills
  • Lead teams in a fast-paced and collaborative environment.

Intel invests in our people and offers a complete and competitive package of benefits employees and their families through every stage of life. 

 See  Intel Benefits for more details. 

Qualifications:

You must possess the below minimum qualifications to be initially considered for this position. Preferred qualifications are in addition to the minimum requirements and are considered a plus factor in identifying top candidates.

Note:

For information on Intel’s immigration sponsorship guidelines, please see

Intel U.S. Immigration Sponsorship Information

Minimum Qualifications and Experience:

  • Bachelor's degree in Electrical/Computer Engineering, Computer Science or related filed with 9+ years of relevant experience. Or a Master's degree in the same field with 7+ years of experience.
  • 7+ years of experience in RTL design using Verilog, or System Verilog, with strong knowledge of hardware modeling and logic debug environments.
  • 7+ years of experience in Modern energy-efficient and low-power logic design methods, including techniques applicable to high-frequency optimization.
  • 4+ years of experience in cross-clock domain crossings and power aware design.
  • 4+ years of experience in scripting languages such as TCL, Perl, or Python.


Preferred Qualifications and Experience:

  • Knowledge on CPU power-management namely power/electrical budgeting, dynamic voltage and frequency scaling, thermal, P/C states and reset sequence handling.
  • Comprehensive knowledge of Intel Architecture ISA and system architecture, including x86 assembly language.
  • Experience with high-speed circuit design and optimization, specifically for datapath, circuits, and arrays.
  • Familiarity with circuit planning and timing convergence processes.
  • Ability to leverage broad understanding of CPU architecture to deliver impactful solutions.
  • Proficient with static timing analysis, UPF and lint checks.



We invite you to join Intel's world-class CPU design team and contribute to shaping the future of technology. Apply today to be part of an innovative and impactful journey.

          

Job Type:

Experienced Hire

Shift:

Shift 1 (United States of America)

Primary Location: 

US, Texas, Austin

Additional Locations:

US, Arizona, Phoenix

Business group:

Silicon and Platform Engineering Group (SPE): Deliver breakthrough silicon and platform solutions that deliver industry-leading products today while also defining the next generation of computing experiences.

Posting Statement:

All qualified applicants will receive consideration for employment without regard to race, color, religion, religious creed, sex, national origin, ancestry, age, physical or mental disability, medical condition, genetic information, military and veteran status, marital status, pregnancy, gender, gender expression, gender identity, sexual orientation, or any other characteristic protected by local law, regulation, or ordinance.

Position of Trust

N/A

Benefits

We offer a total compensation package that ranks among the best in the industry. It consists of competitive pay, stock bonuses, and benefit programs which include health, retirement, and vacation. Find out more about the benefits of working at Intel.

 

 

Annual Salary Range for jobs which could be performed in the US: $190,610.00-269,100.00 USD

 

 

The range displayed on this job posting reflects the minimum and maximum target compensation for the position across all US locations. Within the range, individual pay is determined by work location and additional factors, including job-related skills, experience, and relevant education or training. Your recruiter can share more about the specific compensation range for your preferred location during the hiring process.

 

 

Work Model for this Role

This role will be eligible for our hybrid work model which allows employees to split their time between working on-site at their assigned Intel site and off-site. * Job posting details (such as work model, location or time type) are subject to change.

*

ADDITIONAL INFORMATION: Intel is committed to Responsible Business Alliance (RBA) compliance and ethical hiring practices. We do not charge any fees during our hiring process. Candidates should never be required to pay recruitment fees, medical examination fees, or any other charges as a condition of employment. If you are asked to pay any fees during our hiring process, please report this immediately to your recruiter.

Average salary estimate

$229855 / YEARLY (est.)
min
max
$190610K
$269100K

If an employer mentions a salary or salary range on their job, we display it as an "Employer Estimate". If a job has no salary data, Rise displays an estimate if available.

Similar Jobs
Photo of the Rise User
Intel Hybrid US, California, Santa Clara
Posted 13 hours ago
Inclusive & Diverse
Rise from Within
Mission Driven
Diversity of Opinions
Work/Life Harmony
Growth & Learning
Transparent & Candid
Customer-Centric
Snacks
Onsite Gym
Family Coverage (Insurance)
Medical Insurance
Dental Insurance
Vision Insurance
Mental Health Resources
Life insurance
Disability Insurance
Health Savings Account (HSA)
Flexible Spending Account (FSA)
Learning & Development
Paid Time-Off
401K Matching
Maternity Leave
Paternity Leave

Intel is hiring a Sr. Facilities Engineer to lead mechanical system ownership, reliability engineering, and cross-discipline coordination for critical data center and lab environments at its Mission Campus.

Photo of the Rise User
Posted 1 hour ago

Experienced mechanical design engineer needed to lead development and validation of small mechanisms and disposable instrument components for Intuitive's minimally invasive surgical systems.

Photo of the Rise User
AECOM Hybrid Sacramento, CA
Posted 11 hours ago

AECOM seeks experienced Project Engineers to provide design review, field engineering, and construction coordination for the California High‑Speed Rail program, starting in Sacramento and relocating to Fresno.

Amat Hybrid Santa Clara,CA
Posted 1 hour ago

Applied Materials is hiring a Process Engineer IV to lead complex process development, hardware characterization, and troubleshooting for semiconductor and display products in Santa Clara.

Photo of the Rise User

Notre Dame is hiring a Nanofabrication Engineering Specialist to operate, maintain, and develop cleanroom processes while training and consulting with academic and external users.

Photo of the Rise User
Posted 11 hours ago

Wabtec is hiring a Production Support Engineer in Erie, PA to troubleshoot build issues, maintain engineering documentation, and drive change management in support of manufacturing operations.

Photo of the Rise User
AECOM Hybrid Dallas , TX, United States
Posted 11 hours ago

AECOM is hiring a Hydromechanical Engineer to design and deliver large-scale mechanical systems for water infrastructure projects across the United States.

Photo of the Rise User
Intel Hybrid US, California, Santa Clara
Posted 13 hours ago
Inclusive & Diverse
Rise from Within
Mission Driven
Diversity of Opinions
Work/Life Harmony
Growth & Learning
Transparent & Candid
Customer-Centric
Snacks
Onsite Gym
Family Coverage (Insurance)
Medical Insurance
Dental Insurance
Vision Insurance
Mental Health Resources
Life insurance
Disability Insurance
Health Savings Account (HSA)
Flexible Spending Account (FSA)
Learning & Development
Paid Time-Off
401K Matching
Maternity Leave
Paternity Leave

Intel is hiring a Sr. Facilities Engineer to lead mechanical system ownership, reliability engineering, and cross-discipline coordination for critical data center and lab environments at its Mission Campus.

Photo of the Rise User

Support and maintain Intuitive’s surgical systems in the Dallas area by performing installation, diagnostics, repairs, and customer training on a weekend-focused field service shift.

Photo of the Rise User

Kennedy Valve is hiring a Digital Manufacturing Engineer to develop and deploy data-driven applications and shop-floor integrations that boost operational performance and decision-making.

Photo of the Rise User

Experienced voice communications engineer needed to design, integrate, and sustain analog and digital voice systems for NASA operations at Kennedy Space Center.

Inversion Hybrid Playa Vista, California, United States
Posted 6 hours ago

Tooling Engineer II to own design and fabrication of assembly, transport, inspection, and TPS tooling for flight hardware at a fast-paced Playa Vista aerospace startup.

Photo of the Rise User
IonQ Hybrid Broomfield, Colorado, United States
Posted 5 hours ago

Skyloom (an IonQ company) is hiring a hands-on Electrical Engineer to test and validate PCBAs and multi-board electronic subsystems for space-grade optical communications in Broomfield, CO.

Oregon Hybrid Salem | ODOT | TLC Building
Posted 10 hours ago

Lead ODOT’s Bridge Preservation Unit to develop policy, direct statewide preservation programs, and manage staff and resources to keep Oregon’s bridges safe and functional.

MATCH
Calculating your matching score...
BADGES
Badge ChangemakerBadge Diversity ChampionBadge Flexible CultureBadge Global CitizenBadge Work&Life Balance
CULTURE VALUES
Inclusive & Diverse
Rise from Within
Mission Driven
Diversity of Opinions
Work/Life Harmony
Growth & Learning
Transparent & Candid
Customer-Centric
BENEFITS & PERKS
Snacks
Onsite Gym
Family Coverage (Insurance)
Medical Insurance
Dental Insurance
Vision Insurance
Mental Health Resources
Life insurance
Disability Insurance
Health Savings Account (HSA)
Flexible Spending Account (FSA)
Learning & Development
Paid Time-Off
401K Matching
Maternity Leave
Paternity Leave
FUNDING
DEPARTMENTS
SENIORITY LEVEL REQUIREMENT
TEAM SIZE
EMPLOYMENT TYPE
Full-time, hybrid
DATE POSTED
April 1, 2026
Risa star 🔮 Hi, I'm Risa! Your AI
Career Copilot
Want to see a list of jobs tailored to
you, just ask me below!