Lead the microarchitecture, RTL design, and front-to-back implementation of complex SoC subsystems at a VC-backed semiconductor startup advancing next-generation chiplet solutions.
Lead Hardware Design Engineer to own end-to-end power delivery hardware architecture and validation for PowerLattice's chiplet-based SoC platforms in Chandler, AZ.