CPU Power Optimization Engineer
Job Details:
Job Description:
Do Something Wonderful!
Intel creates world-changing technology that improves the lives of every person on the planet. Join us as we continue to innovate in high‑performance, low‑power CPU design.
Who We Are
Our CPU design organization delivers cutting-edge microprocessors with industry‑leading performance per watt. We build CPUs for desktops, servers, laptops, and emerging product families, consistently pushing IPC and power efficiency forward.
Who You Are
In this role on the Silicon Engineering Group, you will focus on power analysis and low‑power optimization for Intel CPUs. You will partner closely with design and architecture teams to drive solutions that elevate power efficiency and advance our product leadership.
Your responsibilities will include, but not limited to:
- Drive power optimization efforts across architecture and RTL
- Identify opportunities to reduce dynamic and leakage power
- Propose and guide implementation of low‑power RTL changes
- Conduct feature‑ and workload‑based power analysis
- Close gaps between measured and targeted power on CPUs in development
- Develop and enhance power analysis and optimization methodologies
- Collaborate with architecture and RTL owners to deliver measurable results
- Provide recommendations for future CPU power architecture
Qualifications:
You must possess the minimum education requirements and minimum required qualifications to be initially considered for this position. Additional preferred qualifications are in addition to the minimum requirements and are considered a plus factor in identifying top candidates.
Minimum Qualifications and Experience:
The candidate must have a Bachelor's degree in electrical/computer engineering, computer science or related field with 4+ years of experience. Or a Master's degree in the same fields with 3+ years of experience or a PhD in in the same fields with 1+ years of experience.
Your experience described above must be in the following:
- Low-power CPU design
- Dynamic and leakage power estimation and reduction at architecture, RTL, block synthesis, or circuit level
- RTL design and RTL-level power optimization strategies
Preferred Qualifications
- Proficiency with industry‑standard power estimation tools
- Scripting/automation skills
- Good understanding of CPU architecture and SoC‑level power behavior
- Experience driving RTL-level power optimization in collaboration with design teams
- Familiarity with Intel CPU architectures (strong plus)
Job Type:
Experienced HireShift:
Shift 1 (United States of America)Primary Location:
US, Texas, AustinAdditional Locations:
US, Oregon, HillsboroBusiness group:
Silicon and Platform Engineering Group (SPE): Deliver breakthrough silicon and platform solutions that deliver industry-leading products today while also defining the next generation of computing experiences.Posting Statement:
All qualified applicants will receive consideration for employment without regard to race, color, religion, religious creed, sex, national origin, ancestry, age, physical or mental disability, medical condition, genetic information, military and veteran status, marital status, pregnancy, gender, gender expression, gender identity, sexual orientation, or any other characteristic protected by local law, regulation, or ordinance.Position of Trust
N/ABenefits
We offer a total compensation package that ranks among the best in the industry. It consists of competitive pay, stock bonuses, and benefit programs which include health, retirement, and vacation. Find out more about the benefits of working at Intel.
Annual Salary Range for jobs which could be performed in the US: $141,910.00-200,340.00 USD
The range displayed on this job posting reflects the minimum and maximum target compensation for the position across all US locations. Within the range, individual pay is determined by work location and additional factors, including job-related skills, experience, and relevant education or training. Your recruiter can share more about the specific compensation range for your preferred location during the hiring process.
Work Model for this Role
This role will require an on-site presence. * Job posting details (such as work model, location or time type) are subject to change.*
ADDITIONAL INFORMATION: Intel is committed to Responsible Business Alliance (RBA) compliance and ethical hiring practices. We do not charge any fees during our hiring process. Candidates should never be required to pay recruitment fees, medical examination fees, or any other charges as a condition of employment. If you are asked to pay any fees during our hiring process, please report this immediately to your recruiter.Average salary estimate
If an employer mentions a salary or salary range on their job, we display it as an "Employer Estimate". If a job has no salary data, Rise displays an estimate if available.
Intel seeks a Senior Security Architect to lead AI-enabled firmware and SoC security discovery and architecture for client and data center platforms.
Intel is hiring a GPU Power Architect to design energy-efficient GPU architectures and power models that optimize performance-per-watt for datacenter and AI workloads.
Experienced cyber security engineer needed to provide SETA support for space systems programs within a US Space Force acquisition organization, working onsite in Albuquerque, NM.
Join Charm as a Mechanical Engineer II to design, commission, and troubleshoot resilient bio-oil pumping, storage, and injection systems that support scaled, 24/7 carbon removal operations.
Lead mission-level modeling, trajectory and constellation design, and physics-based simulation to drive fieldable, software-defined spacecraft and sensor solutions for high-priority defense programs.
Experienced Senior CAD Designer wanted to produce detailed 2D/3D deliverables for power projects in a fully remote capacity supporting multi-discipline engineering teams.
WHOOP is hiring an Associate Director of Engineering to lead core algorithm strategy and delivery, transforming physiological sensor data into scalable, on-device intelligence for its wearable platform.
Lead and mentor a team of supervisors and project managers at NCDOT PMU to deliver high-quality highway and transportation projects on schedule and within budget.
Process TD Engineer (Shift 7, IOS) providing on-shift process support and integration to enable 24x7 lot movement and qualification of advanced packaging technologies at Intel Foundry in Phoenix, AZ.
Holder Construction is hiring a Senior Engineer in Denver to lead preconstruction estimating, quantity takeoffs, and procurement coordination for regional projects.
Lead mechanical system design and technical delivery for high-performance building projects with AECOM’s Ohio Buildings + Places practice as a Senior Mechanical Engineer.
Serve as a Civil Engineer II in NYC DOT Bridges conducting field inspections, structural analysis, and coordinating bridge repair design and execution while maintaining compliance with NYS standards.
Experienced Mechanical Engineer needed to support design, testing, and field application of seals, couplings, bearings, and fluid control products at John Crane's Morton Grove site.
Telecommunications Engineer needed to deliver and manage telecom services for GSA DIGIT, focusing on circuit provisioning, POTS/VoIP systems, vendor coordination, and incident resolution.
🔮
Hi, I'm Risa! Your AI Career Copilot
you, just ask me below!
